Accelerating Applications with the Vitis Unified Software Environment"
Learn how to develop, debug, and profile new or existing C/C++ and RTL applications in the Vitis™ unified software environment targeting both data center (DC) and embedded applications. Also learn how to run designs on the Xilinx Alveo™ accelerator card using Nimbix Cloud.
Learn from expert
.png?width=400&height=250&name=Xilinx%20Images%20(3).png "Xilinx Images (3)")
"Accelerating Applications with the Vitis Unified Software Environment"
-
Building a software application using the OpenCL™ API to run hardware kernels on Alveo accelerator cards.
-
Building a software application using the OpenCL API and the Linux-based Xilinx runtime (XRT) to schedule the hardware kernels and control data movement on an embedded processor platform.
-
Demonstrating the Vitis environment GUI flow and make file flow for both DC and embedded applications
-
Describing the Vitis platform execution model and XRT
-
Describing kernel development using C/C++ and RTL
-
Utilizing the Vitis analyzer tool to analyze reports
-
Explaining the design methodology to optimize a design
Attractive group discount is available for 3 pax. and above
Enquire Now!!
Complete the form to get a course brochure and consult with our training consultant.
Find the right Xilinx course for you
.png "VHDL and FPGA Design Expert")
.png "Xilinx Images (4)")
.png "Xilinx MpSoC course")
.png "Xilinx Images (2)")
FPGA Design
VHDL and FPGA Design Expert
This is a comprehensive training package that comprises of 2 course modules: Designing with VHDL and Designing FPGAs Using the Vivado Design Suite 1.Based on Xilinx industry standard, this 6-day training package can be considered as the minimum training requirement for project readiness.
Language
Verilog and FPGA Design Expert
‘Verilog & FPGA Design’ is a comprehensive training package that comprises of 2 course modules: Designing with Verilog and Essentials of FPGA. Based on Xilinx industry standard, this 6-day training package can be considered as the minimum training requirement for project readiness.
Embedded Systems
Zynq UltraScale+ MPSoC for the System Architect
Learn everything you need to kickstart a MPSoC project in 2-3 days from our experienced trainer who has hands-on skills on the project.
FPGA Design
Advanced Timing Closure Techniques for the Vivado Design Suite
Achieving repeatable and reliable timing is the designer’s ultimate goal. Learn advanced Vivado timing closure techniques to improve FPGA design speed and reliability.