FPGA Design Expert
Learn the fundamentals of FPGA and Xilinx Vivado Suite. Hands-on Project on the last day allows you to apply your knowledge and bring an evaluation board home*. No documentation, no labs instructions, you will face the real challenge to do a full FPGA design flow project with the guidance of our instructor.
Learn from expert
-1.png?width=400&height=250&name=Xilinx%20Images%20(5)-1.png "Xilinx Images (5)-1")
"Become FPGA Design Expert in 3 Days"
-
Introduction to FPGA Architecture, 3D ICs, SoCs: Description of 20nm FPGA capabilities
-
HDL Coding Techniques: Auto-pipelining considerations
-
Creating a Vivado Design Suite project with source files
-
Simulating a design
-
Performing pin assignments
-
Applying basic timing constraint
-
Synthesizing and implementing
-
Debugging Design
-
Generating and downloading a bitstream onto a demo board
-
Vivado Synthesis and Implementation
-
Basics of Static Timing Analysis and Calculating Setup and Hold Timing
Bring a FPGA evaluation board worth USD$149 home!
Attractive group discount is available for 3 pax. and above
Enquire Now!!
Complete the form to get a course brochure and consult with our training consultant.
Find the right Xilinx course for you
.png "VHDL and FPGA Design Expert")
.png "Xilinx Images (4)")
.png "Xilinx Images (3)")
.png "Xilinx Images (2)")
FPGA Design
VHDL and FPGA Design Expert
This is a comprehensive training package that comprises of 2 course modules: Designing with VHDL and Designing FPGAs Using the Vivado Design Suite 1.Based on Xilinx industry standard, this 6-day training package can be considered as the minimum training requirement for project readiness.
Language
Verilog and FPGA Design Expert
‘Verilog & FPGA Design’ is a comprehensive training package that comprises of 2 course modules: Designing with Verilog and Essentials of FPGA. Based on Xilinx industry standard, this 6-day training package can be considered as the minimum training requirement for project readiness.
Embedded Systems
Accelerating Applications with the Vitis Unified Software Environment
Learn how to develop, debug, and profile new or existing C/C++ and RTL applications in the Vitis™ unified software environment targeting both data center (DC) and embedded applications.
FPGA Design
Advanced Timing Closure Techniques for the Vivado Design Suite
Achieving repeatable and reliable timing is the designer’s ultimate goal. Learn advanced Vivado timing closure techniques to improve FPGA design speed and reliability.