Zynq UltraScale+ MPSoC for the System Architect
Learn everything you need to kickstart a MPSoC project in 2-3 days from our experienced trainer who has hands-on skills on the project.
Learn from our expert
.png?width=525&height=328&name=Xilinx%20Images%20(6).png "\"Zynq UltraScale+ MPSoC for the System Architect\"")
Overview
"Zynq UltraScale+ MPSoC for the System Architect"
This course provides system architects with an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC family..
The emphasis is on:
Enquire Now!!
Complete the form to get a course brochure and consult with our training consultant.
This two days is structure to provide system architect with an overview of the capabilities and support for theZynq® UltraScale+™ MPSoC family.
Prerequisites:
- Suggested: Understanding of the Zynq®-7000 architecture
- Familiarity with embedded operating systems
Group Discounts
Sign up 3 and above to receive group discount
Customization Training and Consultancy
Design your own training outline to meet your project requirements
Day 1
- Zynq® UltraScale+™ MPSoC Overview
Overview of the Zynq® UltraScale+™ MPSoC device. - Zynq® UltraScale+™ MPSoC HW-SW VirtualizationCovers the hardware and software elements of virtualization. The lab demonstrate how hypervisors can be used.
- QEMU
Introduction to the Quick Emulator, which is the tool used to run software for the Zynq® UltraScale+™ MPSoC device when hardware is not available. - Zynq® UltraScale+™ MPSoC Security and SoftwareDefines what safety and security is in the context of embedded systems and introduces several standards.
- Zynq® UltraScale+™ MPSoC Power Management
Overview of the PMU and the power-saving features of the device. - Zynq® UltraScale+™ MPSoC System Coherency
Learn how information is synchronized within the API and through the ACE/AXI ports.
-
Zynq® UltraScale+™ MPSoC DDR and QoSUnderstand how DDR can be configured to provide the best performance for your system.
-
Zynq® UltraScale+™ MPSoC BootingHow to implement the embedded system, including the boot process and boot image creation.
-
Zynq® UltraScale+™ MPSoC Ecosystem SupportOverview of supported operating systems, software stacks, hypervisors, etc.
Find the right Xilinx course for you
.png "Xilinx Images (5)")
.png "Xilinx Images (4)")
.png "Xilinx Images (3)")
.png "Xilinx Images (2)")
FPGA Design
FPGA Design Expert
‘This course offers introductory training on the Vivado® Design Suite and demonstrates the FPGA design flow for those uninitiated to FPGA design.
Language
Verilog and FPGA Design Expert
‘Verilog & FPGA Design’ is a comprehensive training package that comprises of 2 course modules: Designing with Verilog and Essentials of FPGA. Based on Xilinx industry standard, this 6-day training package can be considered as the minimum training requirement for project readiness.
Read more>>
Embedded Systems
Accelerating Applications with the Vitis Unified Software Environment
Learn how to develop, debug, and profile new or existing C/C++ and RTL applications in the Vitis™ unified software environment targeting both data center (DC) and embedded applications.
FPGA Design
Advanced Timing Closure Techniques for the Vivado Design Suite
Achieving repeatable and reliable timing is the designer’s ultimate goal. Learn advanced Vivado timing closure techniques to improve FPGA design speed and reliability.